

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 06/14/2005

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/707,891	01/21/2004	John Atkinson Fifield	BUR920030077US1	1890
42640	40 7590 06/14/2005		EXAMINER	
DILLON & YUDELL LLP			NGUYEN, LINH	, LINH V
8911 NORTH SUITE 2110	I CAPITAL OF TEXAS	HWY	ART UNIT	PAPER NUMBER
AUSTIN, T	X 78759		2819	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
Office Action Summary		10/707,891	FIFIELD ET AL.			
		Examiner	Art Unit			
		Linh V. Nguyen	2819			
	The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
THE N - Exten after S - If the - If NO - Failur Any re	DRTENED STATUTORY PERIOD FOR REP MAILING DATE OF THIS COMMUNICATION sions of time may be available under the provisions of 37 CFR 1 (SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a reperiod for reply is specified above, the maximum statutory perioe to reply within the set or extended period for reply will, by statutle ply received by the Office later than three months after the mailed patent term adjustment. See 37 CFR 1.704(b).	I. 1.136(a). In no event, however, may a reply be tined by the statutory minimum of thirty (30) days and will apply and will expire SIX (6) MONTHS from the cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).			
Status						
1)⊠	Responsive to communication(s) filed on 03 May 2005.					
2a)⊠	This action is FINAL . 2b) ☐ Th	nis action is non-final.				
,—						
Dispositi	on of Claims					
4)⊠ 5)□ 6)⊠ 7)⊠	 ✓ Claim(s) 1-15 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. ☐ Claim(s) is/are allowed. ✓ Claim(s) 1-6,8,9 and 13-15 is/are rejected. ✓ Claim(s) 7 and 10-12 is/are objected to. 					
Application	on Papers					
10) 🖾 -	The specification is objected to by the Examilian The drawing(s) filed on 21 January 2004 is/an Applicant may not request that any objection to the Replacement drawing sheet(s) including the correction of the latest ordered to by the latest ordered to be supplied to be a latest ordered to be a la	re: a) accepted or b) objected or b objected on b objected on abeyance. See one of the drawing objection is required if the drawing (s) is objection is required if the drawing objection.	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).			
Priority u	nder 35 U.S.C. § 119	•				
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: Certified copies of the priority documents have been received. Certified copies of the priority documents have been received in Application No Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
Attachment		-				
2) Notice 3) Inform	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB/0 No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Di 8) 5) Notice of Informal F 6) Other:				

Application/Control Number: 10/707,891 Page 2

Art Unit: 2819

DETAILED ACTION

This office action is in response to applicant's amendment filed on 5/3/05. Claims
 and 7 – 9 have been amended. Claims 1 – 15 are pending on this office application.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- ((b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States
- 3. Claims 1 6, 8, 9, and 13 15 are rejected under 35 U.S.C. 102(b) as being anticipated by Botti et al. U.S. Patent No. 5,621,357.

Regarding claim 1, Fig. 1 and 4 of Botti et al. discloses a differential amplifier circuit comprising: a first differential amplifier (Q1, Q2) for receiving a pair of differential input signals (-,+) to generate a first output (Irn); a second differential amplifier (Q5, Q6) for receiving said pair of differential input signals (-, +) and generate a second output (Irp) and a summing circuit (Qpf, Qnf) for summing (Out) said first output (Irn) of said first differential amplifier (Q1, Q2) and said second output (Irp) of said second differential amplifier (Q5, Q6) to provide a common output (Iout) for said differential amplifier circuit, and a reference voltage generating circuit (Qpref, Qnref) for providing a reference voltage signal (Vref) to said summing circuit (Qpf, Qnf), wherein said reference voltage circuit is a differential amplifier (Qpref, Qnref).

Application/Control Number: 10/707,891

Art Unit: 2819

Regarding claim 2, wherein said first differential amplifier is an n-channel differential amplifier (Q1, Q2).

Regarding claim 3, wherein said first differential amplifier (Q1, Q2) includes a pair of n-channel transistors (Q1, Q2) for receiving said pair of differential input signals (-, +) respectively.

Regarding claim 4, wherein said second differential amplifier (Q5, Q6) is a pchannel differential amplifier.

Regarding claim 5, wherein said second differential amplifier (Q5, Q6) includes a pair of p- channel transistors (Q5, Q6) for receiving said pair of differential input signals (-, +) respectively.

Regarding claim 6, wherein said summing circuit (Qpf, Qnf) is an n-channel (Qnf) differential amplifier.

Regarding claim 8, wherein said reference voltage (Qpref, Qnref) is a p-channel differential amplifier (Qpref).

Regarding claim 9, wherein said reference voltage circuit (Qpref, Qnref) receives an active low enable signal (Since reference voltage generation circuit Qpref is a p-channel amplifier, therefore the control gate of Qpref must receive a low signal to active or enable the Qpref).

Regarding claim 13, wherein said first differential amplifier (Q1, Q2) receives a gate control voltage (Voltage at the gate of Q3, Q4) to control the current through an n channel transistor (current flowing through Q1) within said first differential amplifier (Q1,

Q2) in a consistent and predictable manner using a current mirror technique (Q3 and Q4 are current mirror).

Regarding claim 14, said second differential amplifier. (Q5, Q6) receives a gate control voltage (voltage at the control gate of Q7, Q8) to control the current through a p-channel transistor (Q5) within said second differential amplifier (Q5, Q6) in a consistent and predictable manner using a current mirror technique (Q7 and Q8 are current mirror).

Regarding claim 15, wherein said summing circuit (Qpf, Qrf) receives a gate control voltage (Voltage at the gate of Qnref) to control the current through an n-channel transistor (Qnf) within said summing circuit (Qpf, Qnf) in a consistent and predictable manner using a current mirror technique (Qnref, and Qnf is a current mirror).

Prior Art

4. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Allowable Subject Matter

5. Claim 7 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. The prior does not teach or suggest wherein the summing circuit includes an n-channel transistor pair, wherein a first transistor of the n-channel transistor pair receives the voltage reference signal from the reference voltage

Application/Control Number: 10/707,891 Page 5

Art Unit: 2819

generation circuit, wherein a second transistor of the n-channel transistor pair receives combined output signal from the first output the of the first differential amplifier and the second output of the second differential amplifier.

6. Claims 10 - 12 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. With respect to claim 10, the prior art does not teach, wherein the first and second differential amplifiers received an active low ENBALE-N signal.

Contact Information

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Linh Van Nguyen whose telephone number is (571) 272-1810. The examiner can normally be reached from 8:30 – 5:00 Monday-Friday. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mr. Robert Pascal can be reached at (571) 272-1769. The fax phone numbers for the organization where this application or proceeding is assigned are (703-872-9306) for regular communications and (703-872-9306) for After Final communications.

6/12/05

Linh Van Nguyen

Art Unit 2819